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We report the fabrication and electrical characterization of pentacene field-effect transistors with a
laminated double insulated-gate using polydimethylsiloxanes PDMS as their supporting
structure. The ability of PDMS to conform to surfaces enables us to directly evaluate the device
performance of the top rough surface of the pentacene active layer the pentacene-air interface. The
mobility measured for the top surface was only about 20% slightly lower than that of the bottom
surface. Device stability under ambient conditions is evaluated. This device structure is useful for
the characterization of electrical transport in both the top and bottom surface of a thin film
simultaneously. © 2006 American Institute of Physics. DOI: 10.1063/1.2166488Organic thin-film field-effect transistors OTFTs have
shown promising potential for applications not only in large-
area electronics, such as electronic papers1–3 and flat panel
displays,4 but also for sensors,5,6 smart cards, and radio-
frequency identification tags RFIDs.7,8 The motivation
comes mainly from the ease of fabrication low-temperature
deposition and solution processing and mechanical flexibil-
ity of organic materials. In particular, pentacene OTFTs have
shown very good device performance with mobilities greater
than 1 cm2/V s.9–11 While these devices were fabricated with
pentacene evaporated directly onto the dielectric surface, it is
sometimes desirable to deposit the dielectric layer on the top
surface of pentacene. There have been few reports of such
devices, with the best reported mobility about
0.02 cm2/V s,12,13 which is much lower than the best re-
ported values for pentacene. While it is known that exposure
to humidity5,14–19 and photo-oxidation18–21 can lead to pen-
tacene device degradation, it is unclear whether the mobility
of the top surface is intrinsically much lower than that of the
bottom surface. Furthermore, it is unknown whether the
lower mobility is mainly caused by high surface roughness,
lack of good molecular ordering on the surface of a thick
film, chemical degradation from the dielectric layer deposi-
tion process, or exposure to air and moisture which could
lead to trapping by oxygen and moisture at the dielectric/
pentacene interface. In this work, we use laminated double
insulated-gate thin-film transistor TFTs having polydim-
ethylsiloxanes PDMS as the dielectric layer as well as the
substrate to measure both the top and bottom surfaces on the
same pentacene film.22 The PDMS stamp allows us to make
conformal contact with pentacene without using deposition
methods for dielectric layer that may cause degradation to
the pentacene surface.22
Figure 1 inset shows the schematic structure of a penta-
cene field-effect transistor with a laminated, double
insulated-gate structure. Highly doped n++ silicon wafers
aElectronic mail: zbao@stanford.edu
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Ci=10 nF/cm2 were cleaned by rising with acetone fol-
lowed by isopropyl alcohol. A pentacene layer 60 nm was
subsequently deposited at a pressure less than 210−6 Torr
with a deposition rate of 0.5 Å/s. Tapping mode AFM Digi-
tal Instruments data showed that the average peak-to-valley
roughness of the top surface of the polycrystalline pentacene
film is about 49.6 nm, with a root-mean-square rms rough-
ness of about 7.5 nm, much rougher than the surface of SiO2
with a peak-to-valley roughness of 2 nm and rms roughness
of 0.2 nm.10
A piece of PDMS was used to prepare the top-gate de-
vice using similar procedures as previously reported.22 The
dielectric layer was a PDMS layer with a capacitance of
2.9 nF/cm2. The channel width and channel length are
2000 m and 100 m, respectively. To complete the fabri-
cation of the double insulated-gate TFT, the above PDMS
structure was laminated on top of a piece of Si/SiO2 wafer
with a pentacene film to give the device structure, shown in
the inset of Fig. 1. Prior to lamination inside a glove box
FIG. 1. I-V characteristics of a top surface and b bottom surface devices.
Inset: Schematic structure for a double insulated-gate pentacene field-effect
transistor.
© 2006 American Institute of Physics2-1
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placed inside the glove box for more than 12 h to minimize
the moisture and oxygen absorbed on the surface of PDMS.
Electrical characterization was carried out using a Keithley
4200SCS semiconductor parameter analyzer, during which
the unused gate is always grounded. Figure 1 shows the typi-
cal current-voltage I-V characteristics for top and bottom
surface devices.
The calculated mobilities at the saturation region of the
top surface were typically between 0.1 cm2/V s and
0.2 cm2/V s for devices measured immediately after lamina-
tion, which is 11% to 37% lower than those of the corre-
sponding bottom surface device regardless of whether the
initial lamination was carried out inside or outside the glove
box. The high mobility of the top surface is an indication of
a high degree molecular ordering of pentacene molecules in
the top surface layer even in a thick film. This is consistent
with our observation that pentacene molecules retain a high
degree of crystallinity and molecular orientation throughout
the film up to 100 nm in thickness, observed with 2D grazing
incidence x-ray diffraction.23 The slightly lower mobility of
the top surface for the laminated devices may be related to a
high surface roughness, slight change in molecular orienta-
tion, grain size, and poor contact between pentacene and the
dielectric layer. But surprisingly, the roughness did not sig-
nificantly decrease the mobility. This result indicates that it is
possible to make high-performance devices using the top sur-
face of pentacene.
For devices laminated outside of the glovebox and then
stored in the lab environment, the mobility and on/off ratio
the ratio of Ids at Vg=−100V in the saturation regime di-
vided by the minimum value of Ids, typically at Vg0V
were reduced by more than 50% and 60%, respectively,
due to exposure to air and light for about a week
see Figs. 2a and 2b. They were reduced by a lesser
extent 30%, 50%, respectively after being exposed only
to air but without exposure to ambient light for the same
amount of time. All TFTs stored under an ambient lab envi-
ronment had almost completely degraded after a few weeks.
For devices laminated inside of the glovebox and then stored
in the lab environment, a similar trend was observed. The
on/off current ratio decreases as a function of time for all
devices regardless of whether they were exposed to light. We
believe the on-current decreases as a function of time as a
result of the chemical degradation of pentacene, and the off-
current increases as a function of time due to p doping by
oxygen.24,25
As a reference, the effect of air and light on the perfor-
mance of the corresponding smooth bottom surface was also
monitored. A slower device degradation than the top surface
was observed. After being stored in air with exposure to
ambient light for ten days, the bottom surface mobility is at
least one order of magnitude higher than its corresponding
top-surface device, suggesting that pentacene degradation
starts on the top surface and slowly extends to the bottom
surface. After twenty days, the mobilities for the bottom and
top surface became similar 0.02 cm2/V s and 0.01 cm2/V s,
respectively indicating that the degradation of the pentacene
film has extended to the bottom surface. Ids versus Vg for the
top and bottom surfaces of pentacene was plotted in
Figs. 3a and 3b, respectively.
For comparison, we also used vapor deposited parylene
2300 nm, dielectric constant e=2.6 as a dielectric layer onpentacene. Parylene is known to form a good conformal con-
tact and has been used as a dielectric layer for organic single-
crystal transistors.26 The top surface mobility was about
0.09 cm2/V s while the bottom surface mobility was
0.55 cm2/V s. The pentacene active layer in this experiment
had been exposed to ambient conditions for five days before
parylene deposition. The mobility is similar to that measured
using the PDMS double insulated-gate device as described
earlier with pentacene films deposited at the same time and
after the same amount of exposure to air.
We also used a PDMS layer about 1 m directly spin-
coated onto the top surface of pentacene as a dielectric layer
followed by deposition of the gate electrode. The top surface
mobility was 0.15cm2/V s measured immediately for a
fresh device, which is in the same range as the corresponding
laminated device described above. The mobility for this type
of device with exposure to air and light was reduced by 30%
after one week, 45% after two weeks, and then 76% by Day
20. The degradation rate is slower than the corresponding
device made by lamination. This may be a result of a better
conformal contact with spincoated PDMS than by lamina-
tion, which may slow down the diffusion of oxygen and
moisture.
It is known that pentacene is easily photo-oxidized re-
sulting in device performance degradation.27 In order to fur-
ther understand the degradation of pentacene, top-contact
pentacene TFTs were exposed to an ultraviolet UV light
source =254 nm in air. The mobility initially slowly de-
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FIG. 2. a Charge carrier mobility and b on/off ratio associated with the
rough top surface of pentacene as a function of time for devices laminated
outside the glovebox. : Exposed to air and ambient light; : Exposed to
air only; : Stored inside the glovebox; and : Mobility and on/off ratio
associated with the bottom smooth surface of pentacene with exposure to air
and ambient light.creased from 0.32 to 0.25 cm /V s Fig. 3 inset. After 10 h,
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photo-oxidation starts from the top surface of pentacene. Be-
fore degradation reaches the interface between pentacene and
the dielectric layer, where the majority amount of the current
flow takes place, no significant decrease in mobility is ob-
served. Moisture does not cause chemical degradation to
pentacene. However, it can be trapped in the grain bound-
aries and at the interface between the pentacene and dielec-
tric layer causing a decrease in mobility.15,28–30
In summary, we have prepared and characterized penta-
cene transistors using laminated double insulated-gate struc-
ture. The charge carrier mobility and on/off current ratio for
the top rought surface of the pentacene active layer has been
successfully measured. It was found that the top surface has
only slightly lower mobility than the bottom surface, despite
its high degree of roughness. The degradation of device per-
formance for the rough top surface of pentacene in air is
faster than the smooth bottom surface of pentacene. This
study allows us to gain better insight into the limitations of
organic transistors with different device configurations. The
lamination approach is a convenient method to prepare top-
gate structures. Finally, this device structure also allows
characterization of both the top and bottom surface of the
same film, which provides important information of whether
FIG. 3. a Ids vs Vg for the top surface of pentacene devices laminated
outside glovebox. : Day 0; : Day 1; : Day 2; : Day 3;: Day 4; and
+: Day 10. b Ids vs Vg for the bottom surface of pentacene devices lami-
nated outside the glove box. : Day 0; : Day 4, and : Day 10. Inset:
Mobility as a function of time for pentacene devices exposed to 254 nm UV
light.long-range order is retained throughout the film.The authors thank Mark Roberts, Colin Reese,
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